General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
 of the material. However, it is the best reproduction available from the original
 submission.

Produced by the NASA Center for Aerospace Information (CASI)

N76-25655

(NASA-CR-1431: UPTIMIZATION CF CUNTAMINATED OXIDE INVESION LAYER SCLAP CELL FINAL REPORT (ARIZONA UNIV., TUCSON.) 32 P HC \$4.00

G3/44 4297J

Final Report

OPTIMIZATION OF CONTAMINATED OXIDE INVERSION LAYER SOLAR CELL

JPL Contract No. 954189

by

R. L. Call

April 1976







ENGINEERING EXPERIMENT STATION COLLEGE OF ENGINEERING THE UNIVERSITY OF ARIZONA TUCSON, ARIZONA

TABLE OF CONTENTS

Section																					Page
I.	INTRODUCTION #	•. •	٠	ė	١.	•	•	•		.•.	•	•,	•	•	٠	٠	•	•	•	٠	1
II.	CURVE FILL FACTOR .	• •	•	•	•	•	•	•	•,	•	•	•		•	•	•	÷	•	•	•	. 2
III.	ANNEALING	• •	:	•	•	•	•	•	٠	•	•	•	•.		•	•	•	•	•	•	2
IV.	SODIUM IMPREGNATION	• •	•	٠.	•	•.	•	•	÷	•	•	•	•	٠	•	•	•	•	•	•	5
V.	OXIDE THICKNESS		•		•	•	•	•	•		.•	• .	•	•	ı.•	. •	•	•.	•	٠	7
VI.	SILICON MONOXIDE LAYE	RS	•	•	•	•	•.	٠	٠	•	•	•	•	•	•]	•	•		ě	•	10
VII.	PHOSPHORUS CONTAMINAT	CION	•	•		•	•		•	•	•	•	•	•	·.	•	•	•	•	•	14
VIII.	DISCUSSION		. •	•	•	•	•	•.	•	•	•	•	ě	•	•	٠.	•	•	•	•	15
APPENDIX	1: STEPS IN FABRICATI	ON	0F	C	ON	[A]	II	IA!	ľEI) (XI	DE	E (EI	L				•	•	16

ABSTRACT

Contaminated oxide cells have been fabricated with efficiencies of 8.6% with values of $I_{sc} = 120$ ma, $V_{oc} = .54$ volts, and curve factor of .73. Attempts to optimize the fabrication step to yield a higher output have not been successful. The fundamental limitation is the inadequate antireflection coating afforded by the silicon dioxide coating used to hold the contaminating ions. Coatings of SiO, therefore, were used to obtain a good antireflection coating, but the thinness of the coatings prevented a large concentration of the contaminating ions and the cells were weak. Data of the best cell were .52 volts V_{oc} , 110 ma I_{sc} , .66 CFF and 6.7% efficiency.

I. INTRODUCTION

A contaminated oxide cell consists of a single crystal silicon p-type wafer with an n layer induced in the top surface by a concentration of positive ions imbedded in a thermally grown oxide layer on the surface. The induced p-n junction thus formed has many of the properties found in a diffused junction. One of these is the presence of an electric field that can be used to separate hole-electron pairs created by external radiation. The photovoltaic effect operates in the induced junction as it does in a diffused junction. Contact with the inversion layer is made by diffusing donors in a finger pattern in the top surface of the wafer. A metal ohmic contact is made to comform to the finger pattern to carry away the current generated in the cell. A cross section of the contaminated oxide photovoltaic cell is shown in Fig. 1.

These cells have been successfully fabricated and yield 8.5% under artificial tungsten light at 140 mw/cm² at room temperature. These cells show a short circuit current of 120 ma (2 cm x 2 cm) and an open circuit voltage of .53 volts with a curve fill factor of .73. The internal resistance is .33 ohms. The V-I curve of a typical cell is found in Fig. 2. The fabrication steps are found in Appendix 1. They are more sensitive to an ultraviolet light than the conventional cell. The response to an ultraviolet fluorescent "black light" is 2.3 ma compared to 1.5 ma for the conventional "space cell". If all other factors affecting efficiency are the same or better for the contaminated oxide cell compared to the conventional cell and the response to the shorter wavelengths is greater, a higher efficiency cell should result. The object of this endeavor is to optimize the contaminated oxide cell to investigate the possibility of pushing the efficiency to the maximum.

II. CURVE FILL FACTOR

Several avenues of approach were investigated in the first part

of this undertaking. First was an attempt to increase the curve fill factor

so a greater current and voltage could be obtained at the maximum power point.

A process to coat the finger contact and the back contact with solder by solder dipping was developed. Good, uniform coatings of solder were obtained but after coating, the curve fill factor decreased and so did the efficiency of the cell. The problem stems from a higher resistance along the fingers despite the solder coating. The molten solder picked up a large portion of the silver on the contact and alloyed it into the solder. Thus, the thickness of the silver was reduced drastically. A substantial thickness of solder remained on top of the contact, but the resistance was more than the silver it removed. The total resistance therefore increased. Roughly, the resistivity of solder is ten times the resistivity of silver.

The resistance of the finger pattern can be decreased by increasing the thickness of the silver evaporation. Another approach is to electroplate a layer of copper on the fingers to increase the conductance. This evaluation has yet to be performed, although a technique for electrodepositing copper on the finger pattern has been developed.

III. ANNEALING

Since the diffusion step and the sodium impregnation step expose the wafer to high temperatures, an annealing step is necessary to reduce the imperfections in the wafer and thus increase the lifetime of the carriers in the wafer. An increase in collection of hole-electron pairs due to long wavelength photons results, and therefore an increase in the output current.

Experiments to determine an optimum annealing procedure were performed on wafers processed to yield contaminated oxide inversion layer solar cells. Prior to these experiments annealing was performed in the sodium furnace by quickly pulling the wafer to a position in the tube where the wafer was subjected to about 800°C. After 10 minutes at 800°C, the wafer was slowly pulled to around 500°C in an hour. It was found that the annealing step further added sodium to the oxide layer because of the residual sodium left in the tube after impregnation. Sodium deposited during the annealing tended to accumulate on the surface adding little to the inversion layer. Therefore, it was necessary that the impregnation step and the annealing step be separated. An old furnace was used for the annealing step. The mid temperature of the tube in the furnace was measured at 765°C and the end temperature at 473°C.

A group of four cells was prepared for sodium doping. All four were subjected to 1050°C for 5 minutes while the NaCl boat was present at the end of the hot zone at about 800°C. Nitrogen was flowing through the tube to carry the sodium chloride vapor to the wafers. After the 5 minutes, the wafers were quickly removed.

After the sodium treatment, the wafers were put in the 765°C zone of the annealing furnace and left for 1/2 hour, then removed quickly. No slow withdrawal was used. Subsequently they were metallized, etched and sintered. The results are as follows:

Cell No.	Isc (ma)	Voc (V)
Na 49-1	120	.52
-2	105	.51
-3	100	.50
-4	115	.51

Another experiment was performed to further judge the effect of the annealing procedure. Twelve wafers were processed identically up to the annealing step, all given a 10 minute sodium impregnation at 1050° C. Pairs of cells were annealed at 765° C for different periods of time. All of them were pulled quickly from the furnace. The following list represents the cell number, time of anneal at 765° C, short circuit current (I_{sc}) and open circuit voltage (V_{OC}) after completing cell.

Cell No.	Anneal Time (min.)	I _{sc} (ma)	Voc (volts)
Na 51-3	10	112	.51
4	10 .	122	.50
5	20	120	.52
. 6	20	100	.51
1	30	115	.52
2	30	122	.53
7	40	110	.51
8	40	125	.52
9	50	125	.53
10	50	125	.54
11	60	125	.54
12	60	130	.54

From this experiment we find that annealing at the longer times has a slight benefit. At least 50 minutes is required to receive the maximum benefit.

Another annealing experiment was performed to see if a slow pull after an initial soak at 765°C would not yield optimum results. Four cells were processed together up to the annealing step, and then the annealing procedure was varied according to the following schedule. After an initial

soak at 765°C, different for each cell, they were all pulled slowly out of the furnace reaching 530°C in 1/2 hour.

Cell No.	Time of Initial Soak (min.)	Isc (ma)	voc (V)
Na 52-1	None	85	.49
2	10	125	.53
3	20	125	.53
4	30	125	.53

A ten-minute soak with a slow pull seems to be sufficient to obtain optimum annealing and will be used as the standard anneal.

The V-I curves of two of the cells in Experiment No. Na 52, namely, Na 52-1, and Na 52-2, are shown in Figures 3 and 4, respectively. In comparing these curves, an increase in both the short circuit current and the open circuit voltage can be seen. The annealing adds 40 ma to the 85 ma of the unannealed cell, and .04 volts to the .49 volts of the unannealed cell. An efficiency jump from 5.3% to 8.6% is also achieved by annealing.

IV. SODIUM IMPREGNATION

ence on the strength of the inversion layer, a test was performed to determine the effect that different time exposures to the sodium impregnation step would have on cell output. Four wafers were processed together up to the sodium impregnation step. Each one was then exposed to the sodium vapor in the furnace for a different length of time. The cells were then processed together to completion. The table below illustrates the schedule followed and the results.

Cell No.	Time in Furnace (minutes)	I _{sc} (ma)	V _{oc} (volts)
2	3	120	.53
3	.	120	.48
. 1	10	110	.55
4	15	125	.52

The wafers were place, in the furnace at a temperature of 1050°C, and the sodium chloride at a temperature of 800°C.

Very little overall change takes place as the time of exposure of the wafer to the sodium vapor is increased. Equilibrium is reached at least by three minutes in the furnace.

Since equilibrium is reached comparatively soon, perhaps a lower temperature would still allow sodium impregnation to occur but at a longer time. The furnace was set to 1000°C and another group of four cells processed the same as explained above. The results are shown below.

Cell No.	Time in Fine (minute:	I _{sc} (ma)	V _{oc} (volts)
1	5	71	.51
2	10	80	.47
3	15	80	.51
4	20	100	.52

It can be seen that time is a variable in the processing at 1000°C. The cell performance after 20 minutes exposure was less than the 3 minute exposure at 1050°C. Thus, the temperature seems to be critical in this crucial step.

Another run of eight cells was processed using a sodium impregnation temperature of 1100°C instead of 1050°C to determine whether a greater

cell output would result. The sodium boat was set in the furnace to a temperature of 800°C as in the other experiments above. The results of this run is found below.

Cell No.	Time in Furnace (minutes)	I _{sc} (ma)	V _{oc} (volts)
1	3	· 70	.44
2	3	60	.43
3	5	70	.44
4	5	85	.47
5	10	90	.48
6	10	70	.47
7	15	72	.47
8	15	70	.46

These cells are not giving the 125 ma I $_{\rm sc}$ and .52 volts V $_{\rm oc}$ that has been obtained with the wafers at 1050°C during the sodium step.

put and thus a near optimum temperature for sodium impregnation has been found to be about 1050°C. This has been the standard operating temperature for processing contaminated oxide cells, and therefore no increase in output or efficiency is expected by changing the temperature or time of exposure in the sodium impregnating step. A saturation seems to have been reached with respect to sodium concentration in the oxide layer and therefore the strength of the inversion layer is at the maximum using this method of impregnation.

V. OXIDE THICKNESS

The oxide layer used as a vehicle to hold the ionized sodium atoms also provides the anti-reflection coating. SiO₂ is not the best anti-reflection coating because the index of refraction is too low to make a

proper match between the silicon and air. Therefore, some losses are incurred because of reflection. Other losses occur because of the absorption of radiation in the SiO₂ layer.

ent number of sodium atoms to create an adequate inversion layer, an experiment was performed to see the effect of thinking the contaminated oxide layer after sodium impregnation. A contaminated oxide cell was processed in the standard way. The I_{SC} was 95 ma and the V_{OC} was .5 volts. Photoresist was applied to protect the metal fingers and 1000 A of oxide was etched away leaving 3600 A. Measurements showed an I_{SC} of 90 ma and a V_{OC} of .49 volts. Another 1000 A of oxide was removed leaving 2600 A. The measurements were 95 ma and .5 volts. Again 1000 A was removed to 1600 A. A significant change was noted after the third etch, because an I_{SC} of 32 ma and a V_{OC} of .46 volts was found.

This experiment would indicate am independence of the thickness at least until 1600 A is reached. Perhaps a thinner oxide will hold the same number of sodium atoms and thus the same inversion region but not attenuate the ultraviolet radiation as much and be a better anti-reflection coating.

Another experiment was performed to look at the output of the contaminated oxide cell as a function of the thickness of the oxide used to hold the sodium ions. Twelve wafers were processed together with only one variation in the processing. The original oxide step used as a mask for the finger diffusion, varied with each pair of wafers. The schedule is found below.

Cell No.	Oxide Thickness (A)
1 & 2	3000
3 & 4	4000
5 & 6	5000
7 & 8	6000
9 & 10	7000
11 & 12	8000

All wafers were given the same annealing and sodium impregnation steps. The results are found in Table I.

There is a variation with oxide thickness that would indicate an optimum thickness about 4000 A. This is the standard processing thickness used for cells fabricated before. No clear increase in cell output can be gained by changing the oxide thickness from the standard process.

TABLE I

Cell No.	Oxide Thinner (A)	I sc (ma)	y oc (volts)	UÝ (ma)
1	3000	85	.49	3.0
2	3000	75	.48	2.9
3	4000	100	.49	3.1
4	4000	110	.41	2.9
5	5000	65	.48	2.7
6	5000	75	.47	3.0
7	6000	90	.50	3.2
8	6000	96	.51	3.2
8	7000	83	.48	3.1
10	7000	82	.49	3.1
11	8000	80	.48	3.1
12	8000	90	.48	3.0

4

VI. SILICON MONOXIDE LAYERS

Contaminated oxide solar cells were fabricated by impregnating sodium into a layer of silicon monoxide deposited on a silicon wafer. The silicon monoxide layer was evaporated in a vacuum to a thickness sufficient to yield the characteristic purple color of the antireflection coating on conventional cells. The sodium impregnation procedure was the same as the one for silicon dioxide. A pattern consisting of nine fingers over the 2 cm width of the cell was used as the front contact. The fabrication steps were as follows:

()

Clean

Thermally grow diffusion mask oxide (4000 A)

Photoresist and etch for diffusion

Diffuse phosphorus (POCl₃) 945°C %5 minutes

Remove dioxide

Deposit SiO

Sodium impregnate SiO (1050°C) (NaCl at 800°C)

Annea1

Photoresist and etch \$10

Merallize

Photoresist and etch metal for contact

Sinter

Measure

Four cells in experiment NaSiO-1 were processed. Cells 1 and 2 were processed using the steps listed above. The sodium impregnation was deleted on Cell 3. Cell 4 was a normal SiO₂ contaminated oxide cell with a nine finger pattern.

Short circuit current (I_{sc}) , open circuit voltage (V_{oc}) and response to an ultraviolet source (u.v.) were measured for each of the four cells. The results are found in the following table.

Cell_	I _{sc} (ma)	Voc (volts)	u.v. (ma)
1.	110	.52	3.0
2	200	.50	3.5
3	86	•50	1.4
4	100	.51	3.5

The I-V characteristic curve for Cell 1 is shown in Fig. 5. The curve factor is very small. This is partly due to the comparatively high resistance of the inversion layer and the nine finger pattern. The short circuit current and open circuit voltage show that the cell is responding fairly well, but a high resistance is hindering a higher output.

A definite difference is noted between the contaminated and non-contaminated oxide cells, showing that the sodium impregnation does cause a stronger inversion layer and therefore a higher current. The ultraviolet response for the contaminated cells is also much higher showing the benefit of the shallow induced junction and the high electric field aiding the photovoltaic action.

Another batch of cells was fabricated using the 30 finger pattern instead of the 9 finger pattern in an attempt to achieve a better curve factor. This was Run #Na-SiO-2. The steps used during fabrication are the same as for the previous run. Figure 6 shows the I-V characteristic curve obtained for one of the cells. The open circuit voltage (.52 volts), short circuit current (110 ma) and response to u.v. (3.6 ma) have changed but little, but the curve factor (.66) was greatly improved.

The object of using SiO instead of SiO_2 as the medium to carry the contaminating ions, was to increase the short circuit current because the SiO affords a better antireflection coating than SiO_2 . The thickness for an effective antireflection coating is about 800 Å. In order for a strong inversion layer to be induced in this thin layer, the sodium contamination concentration must be stronger than the concentration was in the SiO_2 layers because a decrease in output was noted for thicknesses of 1600 Å in SiO_2 .

In order to assess the affect of SiO thickness on the output of the contaminated silicon monoxide cell, an experiment was performed. Two cells were processed with the SiO processing explained above. The thickness of the coating on the first cell was designed to produce the first blue interference color (~700 Å) and the thickness on the second cell to produce the second blue color. This experiment was designed to see if a thicker SiO coating would still produce an adequate antireflection but allow more contaminate, and therefore produce a stronger inversion layer.

The results show less output for the thicker oxide. An I_{sc} of 100 ma and a V_{oc} of .49 volts was obtained for the thicker oxide. A greater difference was found in the ultraviolet response, 4.2 ma for the first cell and 1.9 ma for the second. The V-I curves for these two cells are found in Figures 7 and 8. The curve factors are still inadequate, probably due to a weak inversion layer.

Another series of cells was processed in an attempt to get better curve factors and higher short circuit currents. After sintering, the four cells processed had short circuit currents of 102 ma to 110 ma and open circuit voltages of .49 to .51 volts. The curve factors were better than the SiO cells processed before. Figures 9 and 10 show the characteristic

curves of two of the cells. These two cells were packaged and sent to JPL.

Data on Cell #1 and #3 are listed below.

Data on Cell No. 1

Light	Incandescent source equivalent to 140 mw/cm ²
T	Room Temperature
Isc	110 ma
v _{oc}	.51 volts
Imp	93 ma
V _{mp}	.37 volts
CFF	.61
Power Out	35 mw
Efficiency	6.2%

Data on Cell No. 3

Isc		102 ma
v _{oc}		.49 volts
Imp		90 ma
v_{mp}		.36 volts
CFF		.65
Power	Out	33 mw
Effic	lanov	5 0 <i>9</i>

The thickness of the oxide layer does not allow a strong contamination of sodium atoms and therefore weak inversion layers are produced with high surface resistances and low curve factors.

VII. PHOSPHORUS CONTAMINATION

Sodium has been used as the main contaminate for the inversion layer solar cell. Sodium chloride was used in the contaminating furnace to supply the contaminate to the oxide. Other substances might work as well, however, and to show this, a batch of cells was fabricated with the same procedure used in fabricating the contaminated oxide cell found in Appendix 1 except phosphorus chloride was used instead of sodium chloride for the contamination step. All of the cells were between 110 ma and 115 ma I sc and between .49 and .53 Voc. The I-V characteristics of the cell with the highest power output when exposed to 140 mw/cm² incandescent radiation is found in Fig. 11. The data for this cell are:

Isc	115 ma
v _{oc}	.53 volts
$\mathbf{I}_{\mathbf{m}}$	108 ma
$\mathbf{v}_{\mathbf{m}}$.41 volts
CFF	.73
Eff.	8.7%
UV Light	3 ma

These data show results as good as cells fabricated with sodium contamination.

VIII. DISCUSSION

Almost every attempt to increase the efficiency of the contaminated oxide cell by changing fabrication steps has shown a decrease or an independence on power output. The process used to produce cells before an attempt to optimize has, so far, been the optimum process. Different anneals, different oxide thicknesses, different contact metals, different coatings, different contaminates, different sodium impregnation times and temperatures have all had a negative or no effect on the cell efficiency. If the contaminated oxide cell is compared to a conventional cell, many of the parameters are similar. The open circuit voltage of .54 volts for a 10 ohm-cm wafer is similar to the conventional diffused junction cell. The .73 curve factor is also similar. The short circuit current is lower, however, while typical values of 140 ma for a 2x2 cm cell exposed to 140 mw/cm² is found in the conventional cell, only 120 ma for the same size and radiation is found for the contaminated oxide cell. If 140 ma could be reached by the inversion layer cell, other things remaining the same, the efficiency could reach 10% or higher.

A large portion of the difference in short circuit current is due to the dioxide layer being a poorer antireflection coating than the monoxide layer, but the monoxide being too thin to provide an adequate vehicle for large contamination.


The experiment with phosphorus instead of sodium shows that other substances can be used for contamination. Perhaps a substance can be found to give the proper index of refraction for good antireflection properties and still produce a strong inversion layer at the surface.

Appendix 1

Steps in Fabrication of Contaminated Oxide Cell


- 1. The wafers are cleaned by scrubbing with a Q-tip. Acetone and isopropyl alcohol are used. After a deionized water rinse, the wafers are blown dry with $\rm N_2$.
- 2. A 50-minute oxidation at 1100°C follows. Wet oxygen, produced by bubbling O₂ through a bubbler, is passed down the furnace tube at .3 L/min in a 3" tube. The water in the bubbler is hot. An oxide coating of about 5000 A is grown. A dry oxygen flow is also present at .8 L/min. Wafers are inserted and removed rapidly.
- 3. A standard photoresist procedure is used to cut holes in the oxide for diffusion. Pattern used is the finger pattern.
- 4. Diffusion occurs at 945°C for 15 minutes. Phosphorus derived from nitrogen bubbling through PQCl₃ is used as the dopant. The PQCl₃ temperature is maintained at 14°C . The flowrate of N₂ through the PQCl₃ is .2 L/min, of N₂ direct is .6 L/min and O₂ direct at .6 L/min. The wafers are inserted and removed rapidly.
- 5. The oxide on the wafers are then impregnated with sodium by exposing the wafer to 1050° C for 10 minutes with sodium chloride vapor being carried down the tube with flow of N₂. The sodium chloride is set in a boat in the tube at the edge of the furnace.
 - 6. After the sodium impregnation, the wafers are taken to another furnace set at 760°C. Annealing takes place by soaking at 760°C for 1/2 hour and pulling 2" per 10 min for 5 pulls to 500°C.
 - 7. The wafers are briefly dipped in a 48% solution of HF. This removes the thin oxide in the diffusion areas but leaves about 4000 A over the p areas.

- 8. A deposit of Ti-Ag is evaporated on the top surface of the wafer. Evaporation takes place at $10^{-5}\ \mathrm{mm}$ Hg.
- 9. Finger pattern is etched into the metal coating by a photolithograph process. The layer of silver is etched with a 1:1 nitric and water solution. The titanium is etched by a 114, 21, Litre' (by weight) solution of Ammonium Persulphate, sodium fluoride and water. The latter solution is heated to 60°C when used.
- 10. A protective wax coating is applied to the top of the wafers and are subjected to a Si etch that removes the n diffused layer from the bottom and sides of the wafers.
 - 11. An evaporated layer of Ti-Ag is applied to the back.
- 12. The wafers are sintered at 520°C for 5 minutes under an atmosphere of forming gas.



REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR

Figure 1 Cross-section of Contaminated Oxide Cell



7 хонда

: W:


П

II

KEUFFEL & ESSER CO.

KEUFFEL & ESSER CO

KEUFFEL & ESSER CO.




X 10 INCHES PADE IN

6 % 6 7 X 10 INCH

I

I



KEUFFCL & ESSER CO.

7 X 10 THOUSES